

ATHARVA EDUCATIONAL TRUST'S ATHARVA COLLEGE OF ENGINEERING

(Approved by AICTE, Recognized by Government of Maharashtra & Affiliated to University of Mumbai - Estd. 1999 - 2000)

Department of Electronics & Telecommunication Engineering

Report on

One Day VLSI Webinar on

"RTL Design and Functional Verification"

<u>Dated</u>: 10th August 2018 <u>Organised By</u>: EXTC Department

Schedule: 11am to 2pm

<u>Venue</u>:EXTC department, AtharvaCollege of Engineering, AtharvaEducational Complex, MaladMarve Road, charkop Naka, Malad(W), Mumbai 400095

Coordinators: Prof. Mahalaxmi Palinje, Prof. Ritu Sharma, Prof. Susan Tony

Details of the Speaker:

Sr.	Name of the	Industry	Designation	Session	Audience	Venue
No.	Speaker					
1.	Mr.Shivakumar	Maven	PR-Founder	11 am	TE	EXTC
		Silicon	and CEO of	to 2pm	Students	Department
			Maven Silicon			Atharva
						College of
						Engineering

Objective of the Webinar:

- 1. To encourage and create awareness among the students about current needs in the VLSI industry
- 2. To give the students valuable insight about RTL designing in VLSI



ATHARVA EDUCATIONAL TRUST'S ATHARVA COLLEGE OF ENGINEERING

(Approved by AICTE, Recognized by Government of Maharashtra & Affiliated to University of Mumbai - Estd. 1999 - 2000)

Department of Electronics & Telecommunication Engineering



Workshop Coordinator

(H.O.D, EXTC)

Principal, ACE.

Prof Mahalaxmin Palinje

Prof. Jyoti Kolap

Dr. Shrikant Kallurkar

Prof Ritu Sharma

Prof Susan Tony