



ATHARVA EDUCATIONAL TRUST'S ATHARVA COLLEGE OF ENGINEERING

(Approved by AICTE, Recognized by Government of Maharashtra
& Affiliated to University of Mumbai - Estd. 1999 - 2000)

Department of Electronics & Telecommunication Engineering

Report on

One Day VLSI Webinar on

“RTL Design and Functional Verification”

Dated :10th August 2018

Organised By: EXTC Department

Schedule: 11am to 2pm

Venue:EXTC department, AtharvaCollege of Engineering, AtharvaEducational Complex, MaladMarve Road, charkop Naka, Malad(W), Mumbai 400095

Coordinators:Prof.MahalaxmiPalinje, Prof. Ritu Sharma, Prof. Susan Tony

Details of the Speaker:

Sr. No.	Name of the Speaker	Industry	Designation	Session	Audience	Venue
1.	Mr.Shivakumar	Maven Silicon	PR-Founder and CEO of Maven Silicon	11 am to 2pm	TE Students	EXTC Department Atharva College of Engineering

Objective of the Webinar:

1. To encourage and create awareness among the students about current needs in the VLSI industry
2. To give the students valuable insight about RTL designing in VLSI



ATHARVA EDUCATIONAL TRUST'S ATHARVA COLLEGE OF ENGINEERING

(Approved by AICTE, Recognized by Government of Maharashtra
& Affiliated to University of Mumbai - Estd. 1999 - 2000)

Department of Electronics & Telecommunication Engineering



Workshop Coordinator

Prof Mahalaxmin Palinje

Prof Ritu Sharma

Prof Susan Tony

(H.O.D, EXTC)

Prof. Jyoti Kolap

Principal, ACE.

Dr. Shrikant Kallurkar